

PIC18(L)F24/25K42

PIC18(L)F24/25K42 Memory Programming Specification

1.0 OVERVIEW

This programming specification describes an SPI-based programming method for the PIC18(L)F24/25K42 family of microcontrollers. Section 3.0 "Programming Algorithms" describes the programming commands, programming algorithms and electrical specifications which are used in that particular programming method. Appendix B contains individual part numbers, device identification and checksum values, pinout and packaging information, and Configuration Words.

Note 1: This is a SPI-compatible programming method with 8-bit commands.

2: The low-voltage entry code is 32 clocks and MSb first.

1.1 **Programming Data Flow**

Nonvolatile Memory (NVM) programming data can be supplied by either the high-voltage In-Circuit Serial Programming[™] (ICSP[™]) interface or the low-voltage In-Circuit Serial Programming (ICSP) interface. Data can be programmed into the Program Flash Memory (PFM), Data EEPROM Memory, dedicated "User ID" locations and the Configuration Words.

1.2 Write and/or Erase Selection

Erasing or writing is selected according to the command used to begin operation (see Table 3-1). The terminologies used in this document, related to erasing/writing to the Program Flash Memory, are defined in Table 1-1 and are detailed below.

Term	Definition		
Programmed Cell	A memory cell at logic '0'		
Erased Cell	A memory cell at logic '1'		
Erase	Change memory cell from a '0' to a '1'		
Write	Change memory cell from a '1' to a '0'		
Program	Generic erase and/or write		

TABLE 1-1:PROGRAMMING TERMS

1.2.1 ERASING MEMORY

Program Flash Memory is erased by row or in bulk, where 'bulk' includes many subsets of the total memory space. Here, row refers to the minimum erasable size, and bulk is one of many possible subsets of all memory rows. The duration of the erase is determined by the size of program memory. All Bulk ICSP Erase commands have minimum VDD requirements, which are higher than the Row Erase and write requirements. Refer to **Section 3.6 "Electrical Specifications**".

1.2.2 WRITING MEMORY

Program Flash Memory is written one row at a time. Multiple load data for NVM commands is used to fill the row data latches. The duration of the write can be determined either internally or externally. Refer to **Section 3.6** "Electrical **Specifications**".

1.2.3 MULTI-WORD PROGRAMMING INTERFACE

Program Flash Memory (PFM) panels include a 32-word (one row) programming interface. Refer to Table 3-3 for row size of erase and write operations for the PIC18(L)F24/25K42 family. The row to be programmed must first be erased, either with a Bulk Erase or a Row Erase.

1.3 Hardware Requirements

1.3.1 HIGH-VOLTAGE ICSP PROGRAMMING

In High-Voltage ICSP mode, the device requires two programmable power supplies: one for VDD and one for the MCLR/VPP pin.

1.3.2 LOW-VOLTAGE ICSP PROGRAMMING

In Low-Voltage ICSP mode, the device can be programmed using a single VDD source in the operating range. The $\overline{\text{MCLR}}/\text{VPP}$ pin does not have to be brought to programming voltage, but can instead be left at the normal operating voltage.

1.3.2.1 Single-Supply ICSP Programming

The device's LVP Configuration bit enables single-supply (low-voltage) ICSP programming. The LVP bit defaults to a '1' (enabled). The LVP bit may only be programmed to '0' by entering the High-Voltage ICSP mode, where the MCLR/VPP pin is raised to VIHH. Once the LVP bit is programmed to a '0', only the High-Voltage ICSP mode is available and only the High-Voltage ICSP mode can be used to program the device.

Note 1: The High-Voltage ICSP mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR/VPP pin.

2: While in Low-Voltage ICSP mode, MCLR is always enabled, regardless of the MCLRE bit. Also, the port pin can no longer be used as a general purpose input.

1.4 Pin Utilization

Five pins are needed for ICSP programming. The pins are listed in Table 1-2. Refer to Table B-3 for pin locations and packaging information.

TABLE 1-2:	PIN DESCRIPTIONS DURING PROGRAMMING

Pin Name		Programming	
Pin Name	Function	Pin Type	Pin Description
ICSPCLK	ICSPCLK	I	Clock Input – Schmitt Trigger Input
ICSPDAT	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input
MCLR/Vpp	Program/Verify mode	(1)	Program Mode Select
Vdd	Vdd	Р	Power Supply
Vss	Vss	Р	Ground

Legend: I = Input, O = Output, P = Power

Note 1: The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to the MCLR input. Since the MCLR is used for a level source, MCLR does not draw any significant current.

2.0 MEMORY MAP

Γ

	PC<21:0>	PC<21:0>				
	₹	•				
Note 1	Stack (31 levels)	Stack (31 levels)	Note 1			
_		+				
00 0000h	Reset Vector	Reset Vector	00 0000h			
•••	•••	•••	•••			
00 0008h	Interrupt Vector High ⁽²⁾	Interrupt Vector High ⁽²⁾	00 0008h			
•••	•••	•••	•••			
00 0018h 00 001Ah	Interrupt Vector Low ⁽²⁾	Interrupt Vector Low ⁽²⁾	00 0018h 00 001Ah			
•	Program Flash Memory (8 KW) ⁽³⁾		•			
00 3FFFh		Program Flash Memory (16 KW) ⁽³⁾	00 3FFFh			
00 4000h			00 4000h •			
00 7FFFh	Not present ⁽⁴⁾		00 7FFFh			
00 8000h		Not present ⁽⁴⁾	00 8000h			
1F FFFFh		Not present	1F FFFFh			
20 0000h			20 0000h			
20 000Fh	User IDs	(8 Words) ⁽⁵⁾	20 000Fh			
20 0010h			20 0010h			
2F FFFFh	Re	served	2F FFFFh			
30 0000h		-	30 0000h			
••• 30 0009h	Configuration V	Nords (5 Words) ⁽⁵⁾	••• 30 0009h			
30 000Ah			30 000Ah			
••• 30 FFFFh	Re	Reserved				
31 0000h	Datal	EEByte0	31 0000h			
31 00FFh		EByte255	••• 31 00FFh			
31 0100h			31 0100h			
••• 3E FFFFh	Re	served	••• 3E FFFFh			
3F 0000h			3F 0000h			
3F 003Fh	Device Inform	nation Area ^{(5),(7)}	••• 3F 003Fh			
3F0040h			3F0040h			
•••	Re	served	•••			
3F FEFFh 3F FF00h			3F FEFFh 3F FF00h			
•••	Device Configuration Inf	formation (5 Words) ^{(5),(6),(7)}	•••			
3F FF09h			3F FF09h			
3F FF0Ah	Re	served	3F FF0Ah			
3F FFFBh			3F FFFBh			
3F FFFCh	Revision ID /	(1 Word) ^{(5),(6),(7)}	3F FFFCh			
3F FFFDh			3F FFFDh			
3F FFFEh	Device ID //	1 Word) ^{(5),(6),(7)}	3F FFFEh			
3F FFFFh			3F FFFFh			
2: 00 0008 program 3: Storage 4: The add	k is a separate SRAM panel, apart from all use n location is used as the reset default for the IV ming the IVTBASE register. Area Flash is implemented as the last 128 Wor resses do not roll over. The region is read as '0 -protected.	TBASE register, the vector table can be relocate ds of User Flash, if present.	ed in the memory by			

TABLE 2-1: PROGRAM AND DATA EEPROM MEMORY MAP

2.1 User ID Location

A user may store identification information (User ID) in eight designated locations. The User ID locations are mapped to 20 0000h-20 000Fh. Code protection has no effect on these memory locations. Each location may be read with code protection enabled or disabled.

2.2 Device Information Area

The Device Information Area (DIA) is a dedicated region in the Program Flash Memory. The data is mapped from 3F 0000h to 3F 003Fh. These locations are read-only and cannot be erased or modified. The DIA holds the calibration data for the temperature indicator module and the ADC FVR values which are useful for temperature sensing applications and calibration.

2.3 Device Configuration Information

The Device Configuration Information (DCI) is a dedicated region in the Program Flash Memory mapped from 3F FF00h to 3F FF09h. The data stored in the DCI memory is hard-coded into the device during manufacturing. Refer to Table C-1 in Appendix C: "Device Configuration Information" for the complete DCI table address and description. The DCI holds information about the device which is useful for programming and bootloaders. These locations are read-only and cannot be erased or modified.

2.4 Device/Revision ID

The 16-bit Device ID Word is located at 3F FFFEh and the 16-bit Revision ID is located at 3F FFFCh. These locations are read-only and cannot be erased or modified. Refer to Table B-1 for Device ID's.

R	R	R	R	R	R	R	R
DEV15	DEV14	DEV13	DEV12	DEV11	DEV10	DEV9	DEV8
bit 15						•	bit 8
R	R	R	R	R	R	R	R
DEV7	DEV6	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend:							
R = Readable b	bit	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15-0 Note 1: Refe	DEV<15:0>: D er to Table B-1 f						
REGISTER 2-2	2: REVISI	ONID: REVIS		BISTER			
R	R	R	R	R	R	R	R

R	R	R	R	R	R	R	R
1	0	1	0		MJRRE	V<5:2>	
bit 15							bit 8

R	R	R	R	R	R	R	R
MJRRE	V<1:0>			MNRR	EV<5:0>		
bit 7							bit 0

Legend:				
R = Readable bit	'1' = Bit is set	0' = Bit is cleared	x = Bit is unknown	

bit 15-12	Read as '1010' These bits are fixed with value, '1010', for all devices in this programming specification.
bit 11-6	MJRREV<5:0>: Major Revision ID bits
	These bits are used to identify a major revision. A major revision is indicated by an all-layer revision (A0, B0, C0, etc). Revision A = 6 'b00_0000
bit 5-0	MNRREV<5:0>: Minor Revision ID bits
	These bits are used to identify a minor revision. Revision A0 = 6 ′ b00_0000

REGISTER 2-1: DEVICEID: DEVICE ID REGISTER

2.5 Configuration Words

The devices have five Configuration Words starting at address, 30 0000h. The individual bits within these Configuration Words are critical to the correct operation of the system. Configuration bits enable or disable specific features, placing these controls outside the normal software process, and they establish configured values prior to the execution of any software.

In terms of programming, these important Configuration bits should be considered:

1. LVP: Low-Voltage Programming Enable bit

1 = ON - Low-Voltage Programming is enabled. MCLR/VPP pin function is MCLR. MCLRE Configuration bit is ignored.

0 = OFF - High Voltage on MCLR/VPP must be used for programming.

It is important to note that the LVP bit cannot be written (to '0') while operating from the LVP programming interface. The purpose of this rule is to prevent the user from dropping out of LVP mode while programming from LVP mode, or accidentally eliminating LVP mode from the configuration state. For more information, see Section 3.1.2 "Low-Voltage Programming (LVP) Mode".

2. MCLRE: Master Clear (MCLR) Enable bit

• If LVP = 1

RE3 pin function is MCLR

• If LVP = 0

 $1 = \overline{\text{MCLR}}$ pin is $\overline{\text{MCLR}}$

 $0 = \overline{MCLR}$ pin function is a port defined function

3. CP: User Program Flash Memory and Data EEPROM Code Protection bit

1 = OFF - User Program Flash Memory and Data EEPROM code protection is disabled

0 = ON – User Program Flash Memory and Data EEPROM code protection is enabled

For more information on code protection, see Section 3.3 "Code Protection".

3.0 PROGRAMMING ALGORITHMS

3.1 Program/Verify Mode

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted MSb first. Data changes on the rising edge of the ICSPCLK and is latched on the falling edge. In Program/Verify mode, both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs. On entering the Program/Verify mode, the address is cleared.

3.1.1 HIGH-VOLTAGE PROGRAM/VERIFY MODE ENTRY AND EXIT

There are two different modes of entering Program/Verify mode via high voltage:

- VPP First Entry mode
- VDD First Entry mode

3.1.1.1 VPP – First Entry Mode

To enter Program/Verify mode via the VPP-First mode, the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD from 0V to the desired operating voltage.

The VPP-First entry prevents the device from executing code prior to entering Program/Verify mode. For example, when the Configuration Word has already been programmed to have $\overline{\text{MCLR}}$ disabled (MCLRE = 0), the Power-up Timer disabled (PWRTS[1:0] = 11) and the internal oscillator selected, the device will execute code immediately. Since this may prevent entry, VPP-First Entry mode is strongly recommended as it prevents user code from changing EEPROM contents or driving pins to affect Test mode entry. See the timing diagram in Figure 3-1.

3.1.1.2 VDD – First Entry Mode

To enter Program/Verify mode via the VDD-First mode, the following sequence must be followed:


- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-First mode is useful for programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. During this cycle, any executing code will be interrupted and halted. See the timing diagram in Figure 3-2.


3.1.1.3 Program/Verify Mode Exit

To exit Program/Verify mode, lower MCLR from VIHH to VIL. VPP-First Entry mode should use VPP-Last Exit mode (see Figure 3-1). VDD-First Entry mode should use VDD-Last Exit mode (see Figure 3-2).









3.1.2 LOW-VOLTAGE PROGRAMMING (LVP) MODE

The Low-Voltage Programming mode allows the devices to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Word 4H register is set to '1', the Low-Voltage ICSP Programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A **32-bit key sequence** is presented on ICSPDAT. The LSb of the pattern is a "don't care x". The Program/Verify mode entry pattern detect hardware verifies only the first 31 bits of the sequence and the last clock is required before the pattern detect goes active.

The key sequence is a specific 32-bit pattern, '32'h4d434850' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Most Significant bit of the Most Significant nibble must be shifted in first. Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained. For Low-Voltage Programming timing, see Figure 3-3 and Figure 3-4.





FIGURE 3-3: LVP ENTRY (POWERED)





Exiting Program/Verify mode is done by raising MCLR from below VIL to VIH level (or higher, up to VDD).

Note: To enter LVP mode, the MSb of the Most Significant nibble must be shifted in first. This differs from entering the key sequence on some other device families.

3.1.3 PROGRAM/VERIFY COMMANDS

Once a device has entered ICSP Program/Verify mode (using either high-voltage or LVP entry), the programming host device may issue nine commands to the microcontroller, each eight bits in length. The commands are summarized in Table 3-1. The commands are used to erase or program the device based on the location of the Program Counter (PC).

Some of the 8-bit commands also have a data payload associated with it (such as Load Data for NVM and Read Data from NVM).

If the programming host device issues an 8-bit command byte that has a data payload associated with it, the host device is responsible for sending an additional 24 clock pulses (for example, three 8-bit bytes) in order to send or receive the payload data associated with the command.

The payload field size is used so as to be compatible with many 8-bit SPI-based systems. Within each 24-bit payload field, the first bit transmitted is always a Start bit, followed by a variable number of Pad bits, followed by the useful data payload bits and ending with one Stop bit. The useful data payload bits are always transmitted Most Significant bit (MSb) first.

When the programming device issues a command that involves a host to microcontroller payload (for example, Load PC Address), the Start, Stop and Pad bits should all be driven by the programmer to '0'. When the programming host device issues a command that involves microcontroller to host payload data (for example, Read Data from NVM), the Start, Stop and Pad bits should be treated as "don't care" bits and the values should be ignored by the host.


When the programming host device issues an 8-bit command byte to the microcontroller, the host should wait a minimum amount of delay (which is command-specific) prior to sending any additional clock pulses (associated with either a 24-bit data payload field or the next command byte).

	Command	Value	Daviaged	Delayofter		
Command Name	Binary (MSb LSb)	Hex	Payload Expected	Delay after Command	Data/Note	
Load PC Address	1000 0000	80	Yes	TDLY	Payload value = PC	
Bulk Erase Program Memory	0001 1000	18	No	Terab	Depending on the current value of the PC, one or more memory regions.	
Row Erase Program Memory	1111 0000	F0	No	Terar	The row addressed by the MSbs of the PC is erased; LSbs are ignored.	
Load Data for NVM	0000 0000	00/02	Yes	Tdly	Data is loaded to the data latch addressed by the PC; J = 0: PC is unchanged J = 1: PC = PC + 2 after writing	
Read Data from NVM	1111 11J0	FC/FE	Yes	Tdly	Data output '0' if code-protect is enabled; J = 0: PC is unchanged J = 1: PC = PC + 2 after reading	
Increment Address	1111 1000	F8	No	TDLY	PC = PC + 2	
Begin Internally Timed Programming	1110 0000	E0	No	TPINT	Commits latched data to NVM (self-timed).	
Begin Externally Timed Programming	1100 0000	C0	No	Трехт	Commits latched data to NVM (externally timed). After TPEXT, "End Externally Timed Programming" command must be issued.	
End Externally Timed Programming	1000 0010	82	No	TDIS	Should be issued within required time delay (TPEXT) after "Begin Externally Timed Programming" command.	

TABLE 3-1:	ICSP™ COMMAND SET SUMMARY
------------	---------------------------

Note: All clock pulses for both the 8-bit commands and the 24-bit payload fields are generated by the host programming device. The microcontroller does not drive the ICSPCLK line. The ICSPDAT signal is a bidirectional data line. For all commands and payload fields, except the Read Data from NVM payload, the host programming device continuously drives the ICSPDAT line. Both the host programmer device and the microcontroller should latch received ICSPDAT values on the falling edge of the ICSPCLK line. When the microcontroller receives ICSPDAT line values from the host programmer, the ICSPDAT values must be valid a minimum of TDs before the falling edges of ICSPCLK and should remain valid for a minimum of TDH after the falling edge of ICSPDAT. See Figure 3-5.





3.1.3.1 Load Data for NVM

The Load Data for NVM command is used to load one programming data latch (for example, one 16-bit instruction word for program memory/configuration memory/User ID memory or one 8-bit data for a Data EEPROM Memory address). The latched data is written into program or EEPROM memory after the Begin Internally Timed Programming or Begin Externally Timed Programming command is issued (see Section 3.2 "Programming Algorithms"). The Load Data for the NVM command can be used to load data for Program Flash Memory (PFM) (see Figure 3-6) or the Data EEPROM Memory (see Figure 3-7). Depending on the value of bit 1 of the command, the PC may or may not be incremented (see Table 3-1).





FIGURE 3-7: LOAD DATA FOR NVM (DATA EEPROM)



3.1.3.2 Read Data from NVM

The Read Data from NVM command will transmit data bits out of the current PC address. The ICSPDAT pin will go into Output mode on the first falling edge of the ICSP data payload clock and it will revert to Input mode (high-impedance) after the 24th falling edge of the ICSP data payload clock. The Start and Stop bits are only one-half-of-a-bit-time wide; therefore, they should be ignored by the host programmer device, since the latched value may be indeterminate. Additionally, the host programmer device should only consider the MSb to LSb payload bits as valid and should ignore the values of the Pad bits. If the program memory is code-protected ($\overline{CP} = 0$), the data will be read as zeros (see Figure 3-8 and Figure 3-9). Depending on the value of bit<1> of the command, the PC may or may not be incremented (see Table 3-1). The Read Data for NVM command can be used to read data for Program Flash Memory (PFM) (see Figure 3-8) or the Data EEPROM Memory (see Figure 3-9).






FIGURE 3-9: READ DATA FROM NVM (DATA EEPROM)



3.1.3.3 Increment Address

The address is incremented when this command is received. Depending on the current value of the Program Counter, the increment varies. If the PC points to PFM, then the PC is incremented by 2; if the PC points to data EEPROM, then it is incremented by 1. It is not possible to decrement the address. To reset this counter, the user must use the Load PC Address command.






3.1.3.4 Load PC Address

The PC value is set using the supplied data. The address implies the memory panel (PFM or Data EEPROM Memory) to be accessed (see Figure 3-11).






3.1.3.5 Begin Internally Timed Programming

The write programming latches must already have been loaded using the Write Data for NVM command, prior to issuing the Begin Programming command (see Section 3.2 "Programming Algorithms"). Programming of the addressed memory will begin after this command is received. An internal timing mechanism executes the write. The user must allow for the erase/write cycle time, TPINT, in order for the programming to complete, prior to issuing the next command byte (see Figure 3-12).

After the programming cycle is complete, all of the data latches are reset to '1'. The command is ignored when the fuse latched value of $\overline{CP} = 0$ (i.e., when Program Flash Memory or Data EEPROM memory is code-protected).

FIGURE 3-12: BEGIN INTERNALLY TIMED PROGRAMMING




3.1.3.6 Begin Externally Timed Programming

Data to be programmed must be previously loaded by the Load Data for NVM command before every Begin Programming command. To complete the programming, the End Externally Timed Programming command must be sent in the specified time window defined by TPEXT (see Figure 3-13).

Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.


FIGURE 3-13: BEGIN EXTERNALLY TIMED PROGRAMMING



3.1.3.7 End Externally Timed Programming

This command is required to terminate the programming sequence after a Begin Externally Timed Programming command is given. If no programming command is in progress, or if the programming cycle is internally timed, this command will execute as a No Operation (NOP) (see Figure 3-14).

FIGURE 3-14: END EXTERNALLY TIMED PROGRAMMING



3.1.3.8 Bulk Erase Memory

The Bulk Erase command affects specific portions of the memory depending on the initial value of the Program Counter. Whenever a Bulk Erase command is executed, the device will erase all bytes within the regions listed in Table 3-2. An "End Programming" command is not required.


Address	Area(s) Erased					
Address	$\overline{CP} = 1$ (code protection disabled)	$\overline{CP} = 0$ (code protection enabled)				
00 0000h-01 FFFFh	Program Flash Memory Configuration Words	Program Flash Memory Data EEPROM Configuration Words				
30 0000h-30 001Fh	Program Flash Memory User ID Words Configuration Words	Program Flash Memory Data EEPROM User ID Words Configuration Words				
31 0000h-3E FFFFh	Data EEPROM	Data EEPROM				

TABLE 3-2: BULK ERASE

PIC18(L)F24/25K42

After receiving the Bulk Erase Memory command, the erase will not complete until the time interval, TERAB, has expired (see Figure 3-15). The programming host device should not issue another 8-bit command until after the TERAB interval has fully elapsed.

FIGURE 3-15: BULK ERASE MEMORY



3.1.3.9 Row Erase Memory

The Row Erase Memory command will erase an individual row based on the current address of the Program Counter.


Write and erase operations are done on a row basis. Refer to Table 3-3 for row size of erase and write operations for PIC18(L)F24K42 and PIC18(L)F25K42 devices. For both PIC18(L)F24K42 and PIC18(L)F25K42 devices the row size (number of 16-bit words) for write/erase operation is 32, and the write latches per row (number of 8-bit latches) required for the write/erase operation is 64. If the program memory is code-protected, the Row Erase Program Memory command will be ignored.

The Flash memory row defined by the current PC will be erased. The user must wait TERAR for erasing to complete (see Figure 3-16).

TABLE 3-3: PROGRAM MEMORY ROW SIZES

Variant	Row Size (words)	Byte-Wide Write Latches per Row
PIC18(L)F24K42	33	64
PIC18(L)F25K42	52	04

FIGURE 3-16: ROW ERASE MEMORY



3.2 **Programming Algorithms**


The devices use internal latches to temporarily store the 16-bit words used for programming. The data latches allow the user to write the program words with a single Begin Internally Timed Programming or Begin Externally Timed Programming command. The Load Data for NVM command is used to load a single data latch. The data latch will hold the data until the Begin Internally Timed Programming or Begin Externally Timed Programming command is given.

The data latches are aligned with the LSbs of the address. The address used at the time the Begin Internally Timed Programming or Begin Externally Timed Programming command is given will determine which memory row is written. Writes cannot cross a physical row boundary. For example, attempting to write from address, 0002h-0021h, in a 32-latch device will result in data being written to 0020h-003Fh.

If more than the maximum number of latches is written without a Begin Internally Timed Programming or Begin Externally Timed Programming command, the data in the data latches will be overwritten. Figure 3-17 through Figure 3-22 show the recommended flowcharts for programming.

Note:	The Program Flash Memory regions are programmed one row at a time (Figure 3-18), while the User ID and Configuration Words are programmed one word at a time (Figure 3-19). The EEPROM memory is programmed one byte at a time. Refer to Table 3-3 for row size.
	The value of the PC at the time of issuing the Begin Internally Timed Programming command determines what row (of Program Flash Memory or EEPROM) or what word (of User ID or Configuration Word) will get programmed.





PIC18(L)F24/25K42









FIGURE 3-19: ONE-WORD PROGRAM CYCLE










PIC18(L)F24/25K42

FIGURE 3-22: BULK ERASE FLOWCHART



3.3 Code Protection

Code protection is controlled using the \overline{CP} bit. When code protection is enabled, all program memory and Data EEPROM locations read as '0'. Further programming is disabled for the program memory until the next Bulk Erase operation is performed. Program memory can still be programmed and read during program execution.

The Revision ID, Device ID, Device Information Area, Device Configuration Information, User ID locations and Configuration Words can be read out regardless of the code protection settings.

3.4 Hex File Usage

3.4.1 EMBEDDING CONFIGURATION WORD INFORMATION IN THE HEX FILE

To allow portability of code, a programmer is required to read the Configuration Word locations from the hex file. If Configuration Word information is not present in the hex file, then a simple warning message should be issued. Similarly, while saving a hex file, all Configuration Word information must be included. An option to not include the Configuration Word information may be provided. When embedding Configuration Word information in the hex file, it should start at address, 300000h.

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

3.4.2 EMBEDDING DATA EEPROM INFORMATION IN THE HEX FILE

To allow portability of code, a programmer is required to read the data EEPROM information from the hex file. If data EEPROM information is not present, a simple warning message should be issued. Similarly, when saving a hex file, all data EEPROM information must be included. An option to not include the data EEPROM information may be provided. Microchip Technology Inc. consider this feature to be important for the benefit of the end customer.

3.5 Checksum Computation

The checksum is calculated by two different methods, dependent on the setting of the \overline{CP} Configuration bit. Refer to **Appendix B** for checksum computation examples.

3.5.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the program memory locations and adding up the program memory data, starting at address, 00 0000h, up to the maximum user-addressable location (e.g., 00 7FFFh for the PIC18F25K42 device). Any Carry bits exceeding 16 bits are ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

3.5.2 PROGRAM CODE PROTECTION ENABLED

When the MPLAB[®] IDE check box for "Configure \rightarrow ID Memory... \rightarrow Use Unprotected Checksum" is checked, then the 16-bit checksum of the equivalent unprotected device is computed and stored in the User ID. The unprotected checksum is distributed one nibble per ID location. Each nibble is right justified.

The checksum of a code-protected device is computed in the following manner:

- All of the User ID locations are added to create the sum ID
- The sum ID is then added to the Configuration bits
- All unimplemented Configuration bits are masked to '0'
- **Note:** The checksum calculation differs depending on the code-protect setting. Since the code memory locations read out differently, depending on the code-protect setting, the examples in **Appendix B** describe how to manipulate the actual code memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire code memory can simply be read and summed. The Configuration Word and ID locations can always be read.

3.6 Electrical Specifications

Refer to the device-specific data sheet for absolute maximum ratings.

TABLE 3-4: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC C	CHARACTERISTICS		Standard (Production		Conditions +25°C			
Sym.	Characteris	stics	Min.	Тур.	Max.	Units	Conditions/Comments	
		Programming Su	pply Voltage	es and Cu				
Vdd	Supply Voltage	PICXXLFXXKXX	1.80 —		3.60	V	Note 1	
	(Vddmin, Vddmax)	PICXXFXXKXX	2.30	_	5.50	V	-	
VPEW	Read/Write and Row Erase	Operations	VDDMIN	_	VDDMAX	V		
VBE	Bulk Erase Operations		VBORMAX	_	VDDMAX	V	Note 2	
Iddi	Current on VDD, Idle			_	1.0	mA		
IDDP	Current on VDD, Programmir	ng	—	_	5.0	mA		
	Vpp							
IPP	Current on MCLR/VPP		_	_	600	μA		
Vінн	High Voltage on MCLR/VPP Program/Verify Mode Entry	for	7.9	—	9.0	V		
TVHHR	MCLR Rise Time (VIL to VIH Program/Verify Mode Entry	H) for	—	—	1.0	μS		
	I/O Pins							
Viн	(ICSPCLK, ICSPDAT, MCLR/	VPP) Input High Level	0.8 Vdd	_	Vdd	V		
VIL	(ICSPCLK, ICSPDAT, MCLR	VPP) Input Low Level	Vss	_	0.2 Vdd	V		
Vон	ICSPDAT Output High Level		VDD - 0.7 VDD - 0.7 VDD - 0.7		—	V	IOH = -3.5 mA, VDD = 5V IOH = -3 mA, VDD = 3.3V IOH = -1 mA, VDD = 1.8V	
Vol	ICSPDAT Output Low Level		—	—	Vss + 0.6 Vss + 0.6 Vss + 0.6	V	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V	
	•	Programmin	g Mode Ent	try and Ex	cit		•	
Tents	Programing Mode Entry Setu ICSPDAT Setup Time before		100	_	—	ns		
Tenth	Programing Mode Entry Hold ICSPDAT Hold Time after VI		250		—	μs		
		Serial	Program/V	erify				
TCKL	Clock Low Pulse Width		100	_	—	ns		
Тскн	Clock High Pulse Width		100		—	ns		
TDS	Data in Setup Time before C	lock↓	100	_	—	ns		
Трн	Data in Hold Time after Cloc	k↓	100	_	—	ns		
Тсо	Clock [↑] to Data Out Valid (du Read Data command)	ring a	0		80	ns		

Note 1: Bulk Erased devices default to Brown-out Reset enabled with BORV = 1 (low trip point). VDDMIN is the VBOR threshold (with BORV = 1) when performing Low-Voltage Programming on a Bulk Erased device to ensure that the device is not held in Brown-out Reset.

2: The hardware requires VDD to be above the BOR threshold, at the ~2.4V nominal setting, in order to perform Bulk Erase operations. This threshold does not depend on the BORV Configuration bit settings. The threshold is the same for both F and LF devices, even though the LF devices may not have a user-configurable ~2.4V nominal BOR trip point setting. Refer to the microcontroller device data sheet specifications for min./typ./max. limits of the VBOR level (at the BORV = 0 setting of F devices).

3: Externally timed writes are not supported for Configuration and Calibration bits.

TABLE 3-4: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE (CONTINUED)

AC/DC C	CHARACTERISTICS	Standard Operating Conditions Production tested at +25°C							
Sym.	Characteristics Min. Typ.		Max.	Units	Conditions/Comments				
Tlzd	Clock↓ to Data Low-Impedance (during a Read Data command)	0	_	80	ns				
THZD	Clock↓ to Data High-Impedance (during a Read Data command)	0	-	80	ns				
TDLY	Data Input not Driven to Next Clock Input (delay required between command/data or command/ command)	1.0	-	_	μs				
Terab	Bulk Erase Cycle Time	_	—	25.2	ms				
TERAR	Row Erase Cycle Time	_	_	2.8	ms				
TPINT	Internally Timed Programming Operation Time	—	_	2.8	ms	Program memory			
		—	-	5.6	ms	Configuration Words/ Data EEPROM Memory			
Трехт	Delay Required between Begin Externally Timed Programming and End Externally Timed Programming Commands	1.0	-	2.1	ms	Note 3			
TDIS	Delay Required after End Externally Timed Programming Command	300	_	—	μS				
TEXIT	Time Delay when Exiting Program/Verify Mode	1	—	_	μS				

Note 1: Bulk Erased devices default to Brown-out Reset enabled with BORV = 1 (low trip point). VDDMIN is the VBOR threshold (with BORV = 1) when performing Low-Voltage Programming on a Bulk Erased device to ensure that the device is not held in Brown-out Reset.

2: The hardware requires VDD to be above the BOR threshold, at the ~2.4V nominal setting, in order to perform Bulk Erase operations. This threshold does not depend on the BORV Configuration bit settings. The threshold is the same for both F and LF devices, even though the LF devices may not have a user-configurable ~2.4V nominal BOR trip point setting. Refer to the microcontroller device data sheet specifications for min./typ./max. limits of the VBOR level (at the BORV = 0 setting of F devices).

3: Externally timed writes are not supported for Configuration and Calibration bits.

APPENDIX A: REVISION HISTORY

Revision A (3/2016)

Initial release.

APPENDIX B: PIC18(L)F24/25K42 DEVICE ID, CHECKSUMS AND PINOUT DESCRIPTIONS

TABLE B-1: CONFIGURATION WORD AND MASK

		Conf	ig 1L	Confi	g 1H	Conf	ig 2L	Confi	g 2H	Confi	g 3L	Confi	g 3H	Confi	g 4L	Confi	g 4H		Co	onfig 5	L	
Device	Device ID	Word	Mask	Word	Mask	Word	Mask	Word	Mask	Word	Mask	Word	Mask	Word	Mask	Word	Mask	Unprotected	Code-Protected	Mask	Word	Mask
PIC18F25K42	6C80h	FFh	77h	FFh	2Bh	FFh	FFh	FFh	BFh	FFh	7Fh	FFh	3Fh	FFh	9Fh	FFh	2Fh	FFh	FE	01h	FFh	00h
PIC18F24K42	6CA0h	FFh	77h	FFh	2Bh	FFh	FFh	FFh	BFh	FFh	7Fh	FFh	3Fh	FFh	9Fh	FFh	2Fh	FFh	FE	01h	FFh	00h
PIC18LF25K42	6DC0h	FFh	77h	FFh	2Bh	FFh	FFh	FFh	BFh	FFh	7Fh	FFh	3Fh	FFh	9Fh	FFh	2Fh	FFh	FE	01h	FFh	00h
PIC18LF24K42	6DE0h	FFh	77h	FFh	2Bh	FFh	FFh	FFh	BFh	FFh	7Fh	FFh	3Fh	FFh	9Fh	FFh	2Fh	FFh	FE	01h	FFh	00h

TABLE B-2: CHECKSUM VALUES

	Checksum								
	Ui	nprotected	Code-Protected						
Device	Blank	00AAh at First and Last Address	Blank	00AAh at First and Last Address					
PIC18F25K42	83ED	8343	0412	03FE					
PIC18F24K42	C3ED	C343	0416	0402					
PIC18LF25K42	83ED	8343	0412	03FE					
PIC18LF24K42	C3ED	C343	0416	0402					

EXAMPLE B-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED: PIC18(L)F24K42, BLANK DEVICE

[FICTO(L)FZ4K4Z, BLANK DEVICE					
PIC18(L)F24K42	Sum of Memory addresses from 0000h to 3FFFh	C000h (4000h*FFh)				
	Configuration Word 1L	FFh				
	Configuration Word 1L Mask	77h				
	Configuration Word 1H	FFh				
	Configuration Word 1H Mask	2Bh				
	Configuration Word 2L	FFh				
	Configuration Word 2L Mask	FFh				
	Configuration Word 2H	FFh				
	Configuration Word 2H Mask	BFh				
	Configuration Word 3L	FFh				
	Configuration Word 3L Mask	7Fh				
	Configuration Word 3H	FFh				
	Configuration Word 3H Mask	3Fh				
	Configuration Word 4L	FFh				
	Configuration Word 4L Mask	9Fh				
	Configuration Word 4H	FFh				
	Configuration Word 4H Mask	2Fh				
	Configuration Word 5L Unprotected	FFh				
	Configuration Word 5L Mask	01h				
	Configuration Word 5H	FFh				
	Configuration Word 5H Mask	00h				
Checksum = C000h	+ (FFh AND 77h) + (FFh AND 2Bh) + (FFh AND FFh) -	+ (FFh AND BFh)				
	+ (FFh AND 7Fh) + (FFh AND 3Fh) + (FFh AND 9Fh)	+ (FFh AND 2Fh)				
	+ (FFh AND 01h) + (FFh AND 00h)					
	+ 77h + 2Bh + FFh + BFh + 7Fh + 3Fh + 9Fh + 2Fh + (01h + 00h				
= C3EDł	1					

PIC18(L)F24/25K42

EXAMPLE B-2: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED: PIC18(L)F24K42, 00AAh AT FIRST AND LAST ADDRESS

PIC18(L)F24K42	Sum of Memory Addresses from 0000h to 3FFFh	BF56h (AAh + (3FFEh *FFh) + AAh)				
	Configuration Word 1L	FFh				
	Configuration Word 1L Mask	77h				
	Configuration Word 1H	FFh				
	Configuration Word 1H Mask	2Bh				
	Configuration Word 2L	FFh				
	Configuration Word 2L Mask	E3h				
	Configuration Word 2H	FFh				
	Configuration Word 2H Mask	BFh				
	Configuration Word 3L	FFh				
	Configuration Word 3L Mask	7Fh				
	Configuration Word 3H	FFh				
	Configuration Word 3H Mask	3Fh				
	Configuration Word 4L	FFh				
	Configuration Word 4L Mask	9Fh				
	Configuration Word 4H	FFh				
	Configuration Word 4H Mask	2Fh				
	Configuration Word 5L Unprotected	FFh				
	Configuration Word 5L Mask	01h				
	Configuration Word 5H	FFh				
	Configuration Word 5H Mask	00h				
	Checksum = BF56h + (FFh AND 77h) + (FFh AND 2Br	ı) + (FFh AND FFh) + (FFh AND BFh)				
	+ (FFh AND 7Fh) + (FFh AND 3Fh) + (FFl	n AND 9Fh) + (FFh AND 2Fh)				
	+ (FFh AND 01h) + (FFh AND 00h)					
	= BF56h + 77h + 2Bh + FFh + BFh + 7Fh +	3Fh + 9Fh + 2Fh + 01h + 00h				
	= C343h					

EXAMPLE B-3: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED: PIC18(L)F24K42, BLANK DEVICE

PIC18(L)F24K42	Configuration Word 1L	FFh				
	Configuration Word 1L Mask	77h				
	Configuration Word 1H	FFh				
	Configuration Word 1H Mask	2Bh				
	Configuration Word 2L	FFh				
	Configuration Word 2L Mask	FFh				
	Configuration Word 2H	FFh				
	Configuration Word 2H Mask	BFh				
	Configuration Word 3L	FFh				
	Configuration Word 3L Mask	7Fh				
	Configuration Word 3H	FFh				
	Configuration Word 3H Mask	3Fh				
	Configuration Word 4L	FFh				
	Configuration Word 4L Mask	9Fh				
	Configuration Word 4H	FFh				
	Configuration Word 4H Mask	2Fh				
	Configuration Word 5L Protected	FEh				
	Configuration Word 5L Mask	01h				
	Configuration Word 5H	FFh				
	Configuration Word 5H Mask	00h				
	Checksum = (FFh AND 77h) + (FFh AND 2Bh) + (FFh A + (FFh AND 7Fh) + (FFh AND 3Fh) + (FFh + (FEh AND 01h) + (FFh AND 00h) + SUM_I	AND 9Fh) + (FFh AND 2Fh)				
	= 77h + 2Bh + FFh + BFh + 7Fh + 3Fh + 9Fh +	2Fh + 00h + 00h + 2Ah				
	= 0416h					
SUM_ID = Bytewis	e sum of lower four bits of all User ID locations					
$SUM_ID = 0Ch + 0$ $= 2Ah$	3h + 0Eh + 0Dh + 00h + 00h + 00h + 00h + 00h + 00h + 0	00h + 00h + 00h + 00h + 00h + 00h				

PIC18(L)F24/25K42

EXAMPLE B-4: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED: PIC18(L)F24K42, 00AAh AT FIRST AND LAST ADDRESS

	FIC 10(L)F24K42, UUAAII AT FI	
PIC18(L)F24K42	Configuration Word 1L	FFh
	Configuration Word 1L Mask	77h
	Configuration Word 1H	FFh
	Configuration Word 1H Mask	2Bh
	Configuration Word 2L	FFh
	Configuration Word 2L Mask	FFh
	Configuration Word 2H	FFh
	Configuration Word 2H Mask	BFh
	Configuration Word 3L	FFh
	Configuration Word 3L Mask	7Fh
	Configuration Word 3H	FFh
	Configuration Word 3H Mask	3Fh
	Configuration Word 4L	FFh
	Configuration Word 4L Mask	9Fh
	Configuration Word 4H	FFh
	Configuration Word 4H Mask	2Fh
	Configuration Word 5L Protected	FEh
	Configuration Word 5L Mask	01h
	Configuration Word 5H	FFh
	Configuration Word 5H Mask	00h
	· · · · ·	AND 2Bh) + (FFh AND FFh) + (FFh AND BFh)
	· · · · ·	Fh AND 3Fh) + (FFh AND 9Fh) + (FFh AND 2Fh)
	+ (FEh AND 01h) + (FF	
		+ 7Fh + 3Fh + 9Fh + 2Fh + 00h + 00h + 16h
	= 0402h	
-	e sum of lower four bits of all User ID lo	
—	3h + 04h + 03h + 00h + 00h + 00h + 00	0h + 00h
= 16h		

		Package Package		VDD VSS		MCLR		ICSPCLK		ICSPDAT	
Device	Package	Code	Drawing Number ⁽¹⁾	PIN	PIN	PIN	PORT	PIN	PORT	PIN	PORT
	28-Pin SPDIP	(SP)	C04-070	20	19,8	1	RE3	27	RB6	28	RB7
	28-Pin SOIC	(SO)	C04-052	20	19,8	1	RE3	27	RB6	28	RB7
PIC18(L)F24K42 PIC18(L)F25K42	28-Pin SSOP	(SS)	C04-073	20	19,8	1	RE3	27	RB6	28	RB7
11010(L)1231(42	28-Pin QFN	(ML)	C04-105	17	16,5	26	RE3	24	RB6	25	RB7
	28-Pin UQFN	(MV)	C04-152	17	16,5	26	RE3	24	RB6	25	RB7

TABLE B-3: PROGRAMMING PIN LOCATIONS BY PACKAGE TYPE

Note 1: The most current package drawings can be found in the Microchip Packaging Specification, DS00000049, found at http://www.microchip.com/packaging. The drawing numbers listed above do not include the current revision designator which is added at the end of the number.

TABLE B-4: SUMMARY OF CONFIGURATION WORDS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
30 0000h	CONFIG 1L	—	RSTOSC2	RSTOSC1	RSTOSC0	_	FEXTOSC2	FEXTOSC1	FEXTOSC0	1111 1111
30 0001h	CONFIG 1H	—		FCMEN	—	CSWEN	—	PR1WAY	CLKOUTEN	1111 1111
30 0002h	CONFIG 2L	BOREN1	BOREN0	LPBOREN	IVT1WAY	MVECEN	PWRTS1	PWRTS0	MCLRE	1111 1111
30 0003h	CONFIG 2H	XINST		DEBUG	STVREN	PPS1WAY	ZCDDIS	BORV1	BORV0	1111 1111
30 0004h	CONFIG 3L	—	WDTE1	WDTE0	WDTCPS4	WDTCPS3	WDTCPS2	WDTCPS1	WDTCPS0	1111 1111
30 0005h	CONFIG 3H	—	—	WDTCCS2	WDTCCS1	WDTCCS0	WDTCWS2	WDTCWS1	WDTCWS0	1111 1111
30 0006h	CONFIG 4L	WRTAPP			SAFEN	BBEN	BBSIZE2	BBSIZE1	BBSIZE0	1111 1111
30 0007h	CONFIG 4H	—	—	LVP	—	WRTSAF	WRTD	WRTC	WRTB	1111 1111
30 0008h	CONFIG 5L	_	_		_			_	CP	1111 1111
30 0009h	CONFIG 5H	_	_		_			_		1111 1111

REGISTER B-1:	CONFIGURATION WORD 1L (30 0000h)
---------------	----------------------------------

U-1	R/W-1	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
—	RSTOSC<2:0>			—	FEXTOSC<2:0>		
bit 7	•				·		bit 0

Legend:				l
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '1'		
-n = Value for blank device	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	Unimplemented: Read as '1'
-------	----------------------------

bit 3 bit 2-0

bit 6-4 RSTOSC<2:0>: Power-up Default Value for COSC bits

> This value is the Reset default value for COSC and selects the oscillator first used by user software. Refer to COSC operation.

111 = EXTOSC operating per FEXTOSC<2:0> bits (device manufacturing default)
110 = HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1
101 = LFINTOSC
100 = SOSC
011 = Reserved
010 = EXTOSC with 4x PLL, with EXTOSC operating per FEXTOSC<2:0> bits
001 = HFINTOSC with HFFRQ = 16 MHz and CDIV = 1:1 and the 4x PLL enabled
000 = HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1; resets COSC/NOSC to 3'b110
Unimplemented: Read as '1'
FEXTOSC<2:0>: FEXTOSC External Oscillator Mode Selection bits
111 = EC (External Clock) above 8 MHz; PFM set to high power (device manufacturing default)

110 = EC (External Clock) for 500 kHz to 8 MHz; PFM set to medium power

- 101 = EC (External Clock) below 500 kHz; PFM set to low power
- 100 = Oscillator is not enabled
- 011 = Reserved (do not use)

010 = HS (crystal oscillator) above 8 MHz; PFM set to high power

001 = XT (crystal oscillator) above 500 kHz, below 8 MHz; PFM set to medium power

000 = LP (crystal oscillator) optimized for 32.768 kHz; PFM set to low power

PIC18(L)F24/25K42

U-1	U-1	R/W-1	U-1	R/W-1	U-1	R/W-1	R/W-1		
	—	FCMEN	—	CSWEN	—	PR1WAY	CLKOUTEN		
bit 7							bit 0		
Legend:									
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '1'								
-n = Value for I	olank device	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 7-6	Unimplement	ted: Read as '1	,						
bit 5	FCMEN: Fail-	Safe Clock Mor	nitor Enable b	it					
	1 = FSCM tim 0 = FSCM tim								
h:+ 4			,						
bit 4	•	ted: Read as '1							
bit 3		k Switch Enabl							
	0	NOSC and ND C and NDIV bit			er software				
bit 2		ted: Read as '1		and by do					
bit 1	-	LOCKED One-\		ole bit					
2					riority registers i	remain locked	after one		
	clear/set c			-					
				d repeatedly (s	subject to the un	lock sequence	e)		
bit 0		Clock Out Enab							
	If FEXTOSC<2:0> = EC (high, mid or low) or Not Enabled:								
	1 = CLKOUT function is disabled; I/O or oscillator function on OSC2								
	 0 = CLKOUT function is enabled; Fosc/4 clock appears at OSC2 Otherwise: 								
	This bit is igno	ored.							

REGISTER B-2: CONFIGURATION WORD 1H (30 0001h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
BOREN<1:0>		LPBOREN	IVT1WAY	MVECEN	PWR	TS<1:0>	MCLRE		
bit 7		·	•		•		bit 0		
Legend:									
R = Readable		W = Writable		U = Unimpler					
-n = Value for	blank device	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 7-6	BOREN<1:0>	-: Brown-out Re	set Enable bit	s					
		d, Brown-out Re				it.			
		out Reset is enal				00511			
		out Reset is enab out Reset is enab			in Sleep; SB	OREN IS Ignore	d		
		out Reset is disa	-	J to OBOILEN					
bit 5	LPBOREN: L	.ow-Power BOR	Enable bit						
	1 = Low-Pow	ver BOR is disab	led						
	0 = Low-Pow	ver BOR is enab	led						
bit 4	IVT1WAY: IV	TLOCK bit One-	Way Set Enat	ole bit					
		K bit can be clear					e clear/set cycle		
		K bit can be set a		eatedly (subjec	t to the unloc	k sequence)			
bit 3		ulti-vector Enable							
		tor enabled; Veo nterrupt behavio		tor interrupts					
bit 2-1	0 1	-: Power-up Tim		ite					
	11 = PWRT is	-							
	10 = PWRT s								
		01 = PWRT set at 16 ms							
	00 = PWRT s		_						
bit 0		ter Clear (MCLF	R) Enable bit						
	If LVP = 1: RE3 pin funct	ion is MCLR							
	If $LVP = 0$:								
	1 = MCLR pi	n is MCLR							
		n function is a p	ort defined fur	nction					

REGISTER B-3: CONFIGURATION WORD 2L (30 0002h)

R/W-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
XINST	_	DEBUG	STVREN	PPS1WAY	ZCDDIS	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾
bit 7	·		·			·	bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '1'	
-n = Value fo	or blank device	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	XINST: Extend	ded Instruction	Set Enable bit	t			
		instruction set instruction set				d (Legacy mode	e)
bit 6		ed: Read as '1		3			
bit 5	<u>.</u>	ugger Enable b					
		nd debugger is nd debugger is					
bit 4	•	ck Overflow/Un		Enable bit			
		erflow or Under erflow or Under					
bit 3	PPS1WAY: PI	SLOCK One-V	Vay Set Enab	le bit			
		K bit can be clea K bit can be set				locked after one ock sequence)	clear/set cycl
bit 2		-Cross Detect				. ,	
	1 = ZCD is di 0 = ZCD is al		n be enabled	by setting the 2	ZCDSEN bit of	f the ZCDCON	register
bit 1-0	BORV<1:0>:	Brown-out Rese	et Voltage Sel	ection bits ⁽¹⁾			
	PIC18FXXK42						
		ut Reset Voltag					
		ut Reset Voltag ut Reset Voltag					
		ut Reset Voltag					
	PIC18LFXXK4	-	- (,				
		ut Reset Voltag	е (Vвок) is se	et to 1.90V			
	10 = Brown-o	ut Reset Voltag	e (VBOR) is se	et to 2.45V			
		ut Reset Voltag					
	00 = Brown-o	ut Reset Voltag	e (VBOR) is se	et to 2.85V			

REGISTER B-4: CONFIGURATION WORD 2H (30 0003h)

Note 1: The higher voltage setting is recommended for operation at or above 16 MHz.

REGIOTER B G				0 000 111)			
U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	WDTE<1:0>				WDTCPS<4:0	>	
bit 7							bit 0

REGISTER B-5: CONFIGURATION WORD 3L (30 0004h)

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '1'		
-n = Value for blank device	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 6-5

WDTE<1:0>: WDT Operating Mode bits

00 = WDT is disabled, SWDTEN is ignored

01 = WDT is enabled/disabled by the SWDTEN bit in WDTCON0

10 = WDT is enabled while Sleep = 0, suspended when Sleep = 1; SWDTEN is ignored

11 = WDT is enabled regardless of Sleep; SWDTEN is ignored

bit 4-0 WDTCPS<4:0>: WDT Period Select bits

		Coffiniana Comtral			
WDTCPS<4:0>	Value	Divider Ratio		Typical Time-out (FIN = 31 kHz)	- Software Control of WDTPS?
00000	00000	1:32	2 ⁵	1 ms	
00001	00001	1:64	2 ⁶	2 ms	
00010	00010	1:128	2 ⁷	4 ms	
00011	00011	1:256	2 ⁸	8 ms	
00100	00100	1:512	2 ⁹	16 ms	
00101	00101	1:1024	2 ¹⁰	32 ms	
00110	00110	1:2048	2 ¹¹	64 ms	
00111	00111	1:4096	2 ¹²	128 ms	
01000	01000	1:8192	2 ¹³	256 ms	
01001	01001	1:16384	2 ¹⁴	512 ms	No
01010	01010	1:32768	2 ¹⁵	1s	
01011	01011	1:65536	2 ¹⁶	2s	
01100	01100	1:131072	2 ¹⁷	4s	
01101	01101	1:262144	2 ¹⁸	8s	
01110	01110	1:524299	2 ¹⁹	16s	
01111	01111	1:1048576	2 ²⁰	32s	
10000	10000	1:2097152	2 ²¹	64s	
10001	10001	1:4194304	2 ²²	128s	
10010	10010	1:8388608	2 ²³	256s	
10011	10011		_		
 11110	 11110	1:32	2 ⁵	1 ms	No
11111	01011	1:65536	2 ¹⁶	2s	Yes

REGISTER	B-6: CONF	IGURATION V	VORD 3H (30 0005h)				
U-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	١	WDTCCS<2:0>			WDTCWS<2:0>		
bit 7							bi	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, re	ad as '1'		
-n = Value fe	or blank device	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is un	known	
bit 7-6	Unimpleme	nted: Read as '1	,					
bit 5-3	WDTCCS<2	:0>: WDT Input	Clock Select	or bits				
	If WDTE<1:0)> Fuses = 2'b(00:					
	This bit is igr	nored.						
	Otherwise:							
		reference clock						
		001 = WDT reference clock is the 31.25 kHz HFINTOSC (MFINTOSC) 010 = WDT reference clock is SOSC						
		ved (default to L						
	•		,					
	•							
		ved (default to L	FINTOSC)					
	111 = Softwa	are control						
bit 2-0	WDTCWS<2	2:0>: WDT Wind	ow Select bit	ts				
			Windov	v at POR		Software	Keyed	
						o o i i i i i i		

	Window at POR			Software	Keyed	
WDTCWS	Value	Window DelayWindow OpeningPercent of TimePercent of Time		Control of Window	Access Required?	
000	000	87.5	12.5			
001	001	75	25			
010	010	62.5	37.5			
011	011	50	50	No	Yes	
100	100	37.5	62.5			
101	101	25	75			
110	111	n/a	100			
111	111	n/a	100	Yes	No	

REGISTER B-6: CONFIGURATION WORD 3H (30 0005h)

REGISTER	D-7: CUNF	IGURATION V	VORD 4L (30	0 0006n)			
R/W-1	U-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
WRTAPP (1)	-	—	SAFEN ⁽¹⁾	BBEN ⁽¹⁾	BBSIZE2 (2)	BBSIZE1 (2)	BBSIZE0 (2)
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '1'	
-n = Value for	r blank device	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 6-5	 1 = Application Block NOT write protected 0 = Application Block write protected it 6-5 Unimplemented: Read as '1' 						
bit 4 SAFEN: Storage Area Flash Enable bit 1 = SAF disabled 0 = SAF enabled							
bit 3	bit 3 BBEN: Boot Block Enable bit 1 = Boot Block disabled 0 = Boot Block enabled						
bit 2-0	BBSIZE<2:0 Refer to Tabl	>: Boot Block S e B-5.	ize Selection t	bits			

CONFIGURATION WORD AL (20 00066)

- Note 1: Bits are implemented as sticky bits. Once protection is enabled through ICSP or a self write, it can only be reset through a Bulk Erase.
 - 2: BBSIZE bits can only be changed when BBEN = 1. Once BBEN = 0, BBSIZE can only be changed through a Bulk Erase.

		Boot Block Size		Device Size ⁽¹⁾	
BBEN	BBSIZE[2:0]	(words)	END_ADDRESS_BOOT	8k	16k
1	XXX	0	_	Х	Х
0	111	512	00 03FFh	Х	Х
0	110	1024	00 07FFh	Х	Х
0	101	2048	00 0FFFh	Х	Х
0	100	4096	00 1FFFh	Х	Х
0	011	8192	00 3FFFh		Х
0	010	16384	00 7FFFh	_	
0	001	32768	00 FFFFh	Not	te 2
0	000	32768	00 FFFFh	—	—

TABLE B-5:BOOT BLOCK SIZE BITS

DECISTED B.7.

Note 1: For each device, the quoted device size specification is listed in Table 2-1.

2: The maximum boot block size is half the user program memory size. All selections higher than the maximum size default to maximum boot block size of half PFM. For example, all settings of BBSIZE = 000 through BBSIZE = 100, default to a boot block size of 4 kW on a 8 kW device.

		Partition					
Region	Address	<u>BBEN</u> = 1 SAFEN = 1	BBEN = 1 SAFEN = 0	<u>BBEN</u> = 0 SAFEN = 1	<u>BBEN</u> = 0 SAFEN = 0		
	00 0000h • • • END_ADDRESS_BOOT		APP	BOOT CP, WRTB	BOOT CP, WRTB		
Program Flash Memory	END_ADDRESS_BOOT + 1 ••• END_ADDRESS - 100h	APP CP, WRTAPP	CP, WRTAPP	APP CP, WRTAPP	APP CP, WRTAPP		
ŗ	END_ADDRESS - FEh ••• END_ADDRESS		SAF CP, WRTSAF		SAF CP, WRTSAF		
Configuration Words	30 0000h 30 0009h	CONFIG WRTC					
Data EEPROM	31 0000h 31 00FFh	Data EEPROM CP, WRTD					

TABLE B-6: MEMORY MAP PARTITIONS AND PROTECTION

2: END_ADDRESS is based on quoted Flash size, see Table 2-1.

3: Refer to Register B-7: Configuration Word 4L for BBEN and SAFEN definitions.

REGISTER	B-8: CONF	IGURATION W	ORD 4H	(30 0007h)			
U-1	U-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	LVP	_	WRTSAF (1)	WRTD (1)	WRTC (1)	WRTB ⁽¹⁾
bit 7				·			bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplem	ented bit. rea	id as '1'	
-n = Value fo	or blank device	'1' = Bit is set		'0' = Bit is clea		x = Bit is unki	nown
bit 7-6	Unimplomen	ted. Dood oo (1)					
	•	ted: Read as '1'		L 14			
bit 5		ltage Programmi		DIT . MCLR/VPP pin ft	unction is \overline{MC}		egister B-3) is
	ignored	• • •	ig enableu.				egister D-3) is
		//CLR/VPP must	be used for	r programming.			
				n (to zero) while c	perating from	the LVP progr	amming inter
				e is to prevent the			
				e, or accidentally			
	tio	on state			•		C
bit 4	Unimplemen	ted: Read as '1'					
bit 3	WRTSAF: St	orage Area Flasł	n (SAF) Wr	ite Protection bit			
	1 = SAF NC	OT write-protecte	d				
	0 = SAF wri	te-protected					
	Note: U	nimplemented if	SAF is not	present and only	applicable if	SAFEN = 0.	
bit 2	WRTD: Data	EEPROM Write	Protection	bit			
		PROM NOT wri	•	d			
	0 = Data EE	PROM write-pro	tected				
	Note: U	nimplemented if	data EEPF	ROM is not preser	nt.		
bit 1	WRTC: Confi	iguration Registe	r Write Pro	tection bit			
		ration Register N					
	0 = Configu	ration Register w	rite-protec	ted			
bit 0	WRTB: Boot	Block Write Prot	ection bit				
		ock NOT write-pr					
	0 = Boot Blo	ock write-protecte	ed				
	Note: C	only applicable if	BBEN = 0.				
	s are implemented et through a Bulk		Once protect	ction is enabled th	rough ICSP	or a self write, it	can only be
100	er an engine Dunk						

REGISTER B-8: CONFIGURATION WORD 4H (30 0007h)

REGISTER B-9: CONFIGUR	ATION WORD 5L	(30 0008h)
-------------------------------	---------------	------------

			•	,			
U-1	U-1	U-1	U-1	U-1	U-1	U-1	R/W-1
_	_	—	_	_	_	_	CP
bit 7		÷		•			bit 0
Legend:							
R = Readable bit	t	W = Writable	bit	U = Unimple	mented bit, rea	d as '1'	
-n = Value for blank device '1' = Bit is s		'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

bit 7-1 Unimplemented: Read as '1'

bit 0

- CP: User Program Flash Memory and Data EEPROM Code Protection bit
 - 1 = User Program Flash Memory and Data EEPROM code protection is disabled
 - 0 = User Program Flash Memory and Data EEPROM code protection is enabled

APPENDIX C: DEVICE CONFIGURATION INFORMATION

TABLE C-1: DEVICE CONFIGURATION INFORMATION FOR PIC18(L)F24/25K42 DEVICES

ADDRESS	DESCRIPTION	VALUE	UNITS
3F FF00h - 3F FF01h	Erase Row Size	32	words
3F FF02h - 3F FF03h	Number of write latches per row	64	bytes
3F FF04h - 3F FF05h	Number of User Rows	See Table C-2	rows
3F FF06h - 3F FF07h	Data EEPROM memory size	256	bytes
3F FF08h - 3F FF09h	Pin Count	28	pins

Note 1: These locations are read-only.

2: Erase size is the minimum erasable unit in the PFM, expressed as rows. The total device Flash memory capacity is (Row Size*Number of rows).

Part	Memory size	Number of user rows
PIC18(L)F24K42	8K	256
PIC18(L)F25K42	16K	512

TABLE C-2: NUMBER OF USER ROWS

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\mathbb{C}}$ 2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0463-7



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15