The KGF16N05D is a dual $5.5 \mathrm{~V}, 1.9 \mathrm{~m} \Omega$, chip-scale, N -channel Power MOSFET. The device uses technology that uniquely integrates low cost CMOS and WLCSP fabrication processes. The chip scale package offers small area, low vertical profile and is fully compatible with standard SMT assembly processes. The KGF16N05D device offers unprecedented low on-resistance and total gate charge, outperforming conventional trench MOSFETs and enabling high frequency, low voltage switching. The device offers extremely high power density, reducing the board size of DC/DC converters and other power management systems.

| PRODUCT SUMMARY (PER FET) |  |  |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{D}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 8 A | Maximum |
| $\mathrm{V}_{(\mathrm{BR}) \mathrm{DSS}}$ | $\mathrm{I}_{\mathrm{D}}=5 \mathrm{~mA}$ | 5.5 V | Minimum |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$ | $1.9 \mathrm{~m} \Omega$ | Typical |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$ <br> (in Parallel) | $0.95 \mathrm{~m} \Omega$ | Typical |
| $\mathrm{Q}_{\mathrm{g}}$ | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$ | 5.5 nC | Typical |
| $\mathrm{Q}_{\mathrm{gd}}$ | $\mathrm{I}_{\mathrm{D}}=4 \mathrm{~A}$ |  |  |

## Features

- Industry leading figures of merit: $r_{D S(O N)} \times Q_{g}$ and $r_{D S(O N)} \times Q_{g d}$
- Low profile/small footprint chip scale WLCSP package
- High frequency switching
- Known Good FET (KGF) Quality Assurance Process
- Low thermal resistance


## Applications

- Point-of-load DC/DC converters
- Portable electronics
- OR'ing diodes


FIGURE 1. EQUIVALENT CIRCUIT


FIGURE 2. WLCSP, DIE SIZE $2.475 \mathrm{~mm} \times 1.170 \mathrm{~mm}$

## Ordering Information

|  | PART NUMBER | PACKAGE <br> PART MARKING |  |  |  |  | TEMP RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | (RoHS Compliant) |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| KGF16N05D-400 | AM | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 20 Bump WLCSP |  |  |  |  |  |

## Pin Configuration

KGF16N05D
(20 BUMP WLCSP) BOTTOM VIEW


Pin Descriptions

| PIN \# | PIN NAME | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | G1 | Gate of MOSFET 1 |
| $2,3,4,5$ | D1 | Drain of MOSFET 1 |
| $6,7,8,9,10,11$, <br> $12,13,14,15$ | S | Source of both MOSFETs |
| $16,17,18,19$ | D2 | Drain of MOSFET 2 |
| 20 | G2 | Gate of MOSFET 2 |

## Absolute Maximum Ratings (Note 1)

| Drain-to-Source Voltage (VDS) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 sV |  |
| :---: | :---: |
| Gate-to-Source Voltage ( $\mathrm{V}_{\mathrm{GS}}$ ) | $\pm 5.5 \mathrm{~V}$ |
| Drain Current ( $\mathrm{I}_{\mathrm{D} 1}+\mathrm{I}_{\mathrm{D} 2}$ ) |  |
| Continuous ( $\mathrm{l}_{\mathrm{D}}$ ). | 16A |
| Pulsed (IDM) | 40A |
| Single Pulse Avalanche Current ( $\mathrm{I}_{\mathrm{AS}}$ ), ( $\mathrm{I}_{\mathrm{D} 1}+\mathrm{I}_{\mathrm{D} 2}$ ) |  |
| $\mathrm{L} \leq 50 \mu \mathrm{H}, \mathrm{R}_{\mathrm{G}} \leq 25 \Omega$ | 10A |

## Thermal Information

| Thermal Resistance (Typical) ( Note 2) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\theta_{\mathrm{JP}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: | :---: |
| WLCSP Package . | 50 | 10 |
| Maximum Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ( Note 2) |  |  |
| $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2.5W |
| $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 1.6W |
| Junction and Storage Temperature Range ( $\mathrm{T}_{\mathrm{J}}, \mathrm{T}_{\text {stg }}$ ) . . . . $55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Pb-Free Reflow Profile |  | see TB493 |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

1. $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.
2. When mounted on 1 inch square $2 o z$ copper clad FR-4.

Electrical Characteristics Specifications are for single MOSFET unless otherwise specified. $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN <br> (Note 3) | TYP | MAX <br> (Note 3) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {(BR)DSS }}$ | Drain-to-Source Breakdown Voltage | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=5 \mathrm{~mA}$ | 5.5 |  |  | V |
| IDSS | Zero Gate Voltage Drain Current | $\mathrm{V}_{\mathrm{DS}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | 0.01 | mA |
|  |  | $\mathrm{V}_{\mathrm{DS}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ |  |  | 0.1 | mA |
|  |  | $\mathrm{V}_{\mathrm{DS}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=+125^{\circ} \mathrm{C}$ |  |  | 1.0 | mA |
| $\mathrm{I}_{\text {GSS }}$ | Gate-to-Body Leakage | $\mathrm{V}_{\mathrm{GS}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=0 \mathrm{~V}$ |  |  | 75 | nA |
| $\mathrm{V}_{\mathrm{GS} \text { (th) }}$ | Gate Threshold Voltage | $\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\mathrm{GS}}, \mathrm{I}_{\mathrm{D}}=250 \mu \mathrm{~A}$ | 0.6 | 0.7 | 0.9 | V |
| ${ }^{\mathbf{r}} \mathrm{DS}(\mathrm{ON})$ | Drain-to-Source On-State Resistance (per MOSFET) | $\mathrm{V}_{\mathrm{GS}}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=8 \mathrm{~A}$ |  | 2.1 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=8 \mathrm{~A}$ |  | 1.9 |  | $\mathrm{m} \Omega$ |
| ${ }^{\mathbf{r}} \mathrm{DS}(\mathrm{ON})$ | Drain-to-Source On-State Resistance (in Parallel) | $\mathrm{V}_{\mathrm{GS}}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=8 \mathrm{~A}$ |  | 1.05 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=8 \mathrm{~A}$ |  | 0.95 |  | $\mathrm{m} \Omega$ |
| $\mathrm{C}_{\text {iss }}$ | Input Capacitance | $\mathrm{V}_{\mathrm{DS}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 600 |  | pF |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance |  |  | 840 |  | pF |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance |  |  | 215 |  | pF |
| Ciss | Input Capacitance | $\mathrm{V}_{\mathrm{DS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 660 |  | pF |
| $\mathrm{C}_{\text {oss }}$ | Output Capacitance |  |  | 1130 |  | pF |
| $\mathrm{C}_{\text {rss }}$ | Reverse Transfer Capacitance |  |  | 265 |  | pF |
| $\mathrm{R}_{\mathrm{g}}$ | Gate Resistance | $V_{D S}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 1.0 |  | $\Omega$ |
| $\mathrm{Q}_{\mathrm{g}}$ | Total Gate Charge | $\mathrm{V}_{\mathrm{GS}}=3.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=4 \mathrm{~A}, \mathrm{~V}_{\mathrm{DS}}=4 \mathrm{~V}$ |  | 4.3 |  | nC |
| $\mathrm{Q}_{\mathrm{gs}}$ | Gate-to-Source Charge |  |  | 0.6 |  | nC |
| $Q_{g d}$ | Gate-to-Drain Charge |  |  | 0.9 |  | nC |
| $\mathrm{Q}_{\mathrm{g}}$ | Total Gate Charge | $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=4 \mathrm{~A}, \mathrm{~V}_{\mathrm{DS}}=4 \mathrm{~V}$ |  | 5.5 |  | nC |
| $t_{r r}$ | Source-to-Drain Reverse Recovery Time | $\mathrm{I}_{\mathrm{S}}=3 \mathrm{~A}, \mathrm{di} / \mathrm{dt}=33 \mathrm{~A} / \mu \mathrm{s}$ |  | 69 |  | ns |
| $\mathrm{V}_{\text {SD }}$ | Diode Forward Voltage | $\mathrm{I}_{\mathrm{S}}=5 \mathrm{~A}, \mathrm{~V}_{\mathrm{GS}}=0 \mathrm{~V}$ |  | 0.65 | 1.00 | V |

NOTE:
3. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

## Typical Performance Curves



FIGURE 3. OUTPUT CHARACTERISTICS


FIGURE 5. DRAIN-TO-SOURCE ON-STATE RESISTANCE vs DRAIN CURRENT


FIGURE 7. DRAIN-TO-SOURCE ON-STATE RESISTANCE vs GATE-TO-SOURCE VOLTAGE


FIGURE 4. TRANSFER CHARACTERISTICS


FIGURE 6. DRAIN-TO-SOURCE ON-STATE RESISTANCE vs JUNCTION TEMPERATURE


FIGURE 8. GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

## Typical Performance Curves ${ }_{(\text {(contruaod) }}$



FIGURE 9. SOURCE-TO-DRAIN DIODE FORWARD VOLTAGE



FIGURE 10. DRAIN-TO-SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE


FIGURE 12. CAPACITANCE


FIGURE 13. MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA (IN PARALLEL)

## Typical Performance Curves (contunaod)



FIGURE 14. TRANSIENT THERMAL RESPONSE, JUNCTION-TO-AMBIENT (IN PARALLEL)

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| January 27, 2016 | FN8810.0 | Initial release |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support.
© Copyright Intersil Americas LLC 2016. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Dimensional Outline and Pad Layout

Side View


